Page 1 of 2

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

SERIAL NO. ATTY. DOCKET NO. 09/608,624 2207/8609 APPLICANT: JOURDAN et al FILING DATE GROUP Not assigned March 30, 2000

U. S. PATENT DOCUMENTS

EXAMINER INITIAL	PATENT NUMBER	PATENT DATE	NAME	
Ms.	5,381,533	Jan. 10, 1995	Peleg et al	

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS/ SUBCLASS	TRANSLATION	
					YES	NO

OTHER DOCUMENTS

EXAMINER INITIAL	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.				
21)	Black et al, "The Block-Based Trace Cache", Proceedings of The 26 th Int'l. Symposium on Computer Architecture, May 2-4, 1999, Atlanta, Georgia				
	Conte et al, "Optimization of Instruction Fetch Mechanisms for High Issue Rates", Proceedings of The 22 nd Annual Int'l. Symposium on Computer Architecture, June 22-24, 1995, Santa Margherita Ligure, Italy				
	Dutta et al, "Control Flow Prediction with Tree-Like Subgraphs for Superscalar Processors", Proceedings of The 28th Int'l. Symposium on Microarchitecture, Nov. 29-Dec. 1, 1995, Ann Arbo Michigan				
	Friendly et al, "Alternative Fetch and Issue Policies for the Trace Cache Fetch Mechanism", Proceedings of The 30 th Annual IEEE/ACM Int'l. Symposium on Microarchitecture, Dec.1-3, 1997, Research Triangle Park, North Carolina				
	Intrater et al, "Performance Evaluation of a Decoded Instruction Cache for Variable Instruction- Length Computers", Proceedings of The 19 th Annual Int'l. Symposium on Computer Architecture, May 19-21, 1992, Gold Coast, Australia				
4	Jacobson et al, "Path-Based Next Trace Prediction", Proceedings of The 30th Annual Int'l. Symposium on Microarchitecture, Dec. 1-3, 1997, Research Triangle Park, North Carolina				
EXAMINER	Venny Lan' DATE CONSIDERED 3				
The state of the s					

EXAMINER: Initial if citation is on sidered, whether or not citation is in conformance with M.P.E.P. 609, strike out citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Page 2 of 2 ATTY, DOCKET NO. SERIAL NO. 09/608,624 2207/8609 INFORMATION DISCLOSURE STATEMENT BY APPLICANT APPLICANT: JOURDAN et al **GROUP FILING DATE** March 30, 2000 Not assigned **U. S. PATENT DOCUMENTS** EXAMINER **PATENT** PATENT INITIAL NAME NUMBER DATE **FOREIGN PATENT DOCUMENTS** TRANSLATION CLASS/ **EXAMINER** DOCUMENT COUNTRY **SUBCLASS** DATE INITIAL YES NO NUMBER **OTHER DOCUMENTS EXAMINER** INITIAL AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC. McFarling, Scott, "Combining Branch Predictors", June 1993, WRL Technical Note TN-36, Digital Western Research Laboratory, Palo Alto, California Michaud et al, "Exploring Instruction-Fetch Bandwidth Requirement in Wide-Issue Superscalar Processors", Proceedings of The 1999 Int'l. Conference on Parallel Architectures and Compilation Techniques, Oct. 12-16, 1999, Newport Beach, California Patel et al, "Improving Trace Cache Effectiveness with Branch Promotion and Trace Packing", Proceedings of The 25th Annual Int'l. Symposium on Computer Architecture, June 27-July 1, 1998, Barcelona, Spain Reinman et al, "A Scalable Front-End Architecture for Fast Instruction Delivery". Proceedings of The 26th Int'l. Symposium on Computer Architecture, May 2-4, 1999, Atlanta, Georgia Rotenberg et al, "Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching", Proceedings of The 29th Annual IEEE/ACM Int'l. Symposium on Microarchitecture. MICRO-29, Dec. 2-4, 1996, Paris, France Seznec et al, "Multiple-Block Ahead Branch Predictors", Proceedings of The 7th Int'l. Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 1-4, 1996, Cambridge, United States Yeh et al, "Increasing the Instruction Fetch Rate via Multiple Branch Prediction and a Branch)1. Address Cache", Proceedings of The 7th Int'l. Conference on Supercomputing, July 1993 DATE, CONSIDERED **EXAMINER** Venny

EXAMINER: Initial if citation is considered, whether or not citation is in conformance with M.P.E.P. 609, strike out citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

6/30/03

Page 1 of 1 SERIAL NO. ATTY. DOCKET NO. INFORMATION DISCLOSURE 2207/8609 09/608,624 STATEMENT BY APPLICANT APPLICANT: MAY 0 9 2001 JOURDAN et al **GROUP FILING DATE** June 30, 2000 2771 **U. S. PATENT DOCUMENTS EXAMINER PATENT** PATENT INITIAL NUMBER DATE NAME FOREIGN PATENT DOCUMENTS CLASS/ TRANSLATION **EXAMINER** DOCUMENT **SUBCLASS** DATE COUNTRY INITIAL YES NO NUMBER **OTHER DOCUMENTS EXAMINER** INITIAL AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC. Jourdan et al, "eXtended Block Cache", Intel Corporation, Intel Israel, Haifa, 31015, Israel, pages 1-10 RECEIVED MAY 1 5 2001 Technology Center 2600 DATE CONSIDERED **EXAMINER** کره ک EXAMINER: Initial if citation is considered, whether or not citation is in conformance with M.P.E.P. 609, strike

out citation if not in conformance and not considered. Include copy of this form with next communication to

applicant.

,